curioustorvald/tsvm
1
0
Fork 0
mirror of https://github.com/curioustorvald/tsvm.git synced 2026-06-14 08:24:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

it2taud sample signedness fix

Browse Source
This commit is contained in:
minjaesong
2026-04-29 12:27:52 +09:00
parent 27e4bc1ae5
commit b3c5719e3a
1 changed files with 5 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
it2taud.py
View File

@@ -330,8 +330,11 @@ def _it214_decompress_block(payload: bytes, num_samples: int,
width = new_w width = new_w
continue continue
# Real sample: sign-extend delta and accumulate # Real sample: sign-extend delta and accumulate.
delta = _sign_extend(v, width) # Full-form (width == init_width): top bit was the escape flag, so the
# actual signed delta occupies the lower (init_width-1) bits — equivalent
# to C's (int8)val / (int16)val. All other widths use their full width.
delta = _sign_extend(v, min(width, init_width - 1))
if is_16bit: if is_16bit:
d1 = _wrap16(d1 + delta) d1 = _wrap16(d1 + delta)
if is_it215: if is_it215: